

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
20 January 2005 (20.01.2005)

PCT

(10) International Publication Number
WO 2005/006205 A1

(51) International Patent Classification⁷: G06F 15/16,
G05B 19/18, G06F 7/00, H04L 12/26

(74) Agent: OBSCHESTVO S OGRANICHENNOI
OTVETSTVENNOSTJU "SOJUZPATENT"; ul. Ilin-
ika 5/2, Moscow, 103735 (RU).

(21) International Application Number:

PCT/RU2003/000306

(81) Designated States (national): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, SD, SE, SG, SK,
SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VN, YU,
ZA, ZM, ZW.

(22) International Filing Date: 15 July 2003 (15.07.2003)

(84) Designated States (regional): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO,
SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM,
GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

(25) Filing Language: English

(26) Publication Language: English

Published:

— with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(71) Applicant (for all designated States except US): INTEL,
ZAKRYTOE AKTSIONERNOE OBSCHESTVO
[RU/RU]; Chapaevsky per., 14, Sokol-10 Business Center,
Moscow, 125252 (RU).

(72) Inventors; and

(75) Inventors/Applicants (for US only): ZHELTON, Sergei
Nikolaevich [RU/RU]; ul. Turgeneva, 30, Nizhny Novgorod, 603950 (RU). BRATANOV, Stanislav Viktorovich
[RU/RU]; ul. Turgeneva, 30, Nizhny Novgorod, 603950 (RU). BELENOV, Roman Alexeevich [RU/RU]; ul. Turgeneva, 30, Nizhny Novgorod, 603950 (RU). KNYAZEV, Alexandre Nikolaevich [RU/RU]; ul. Turgeneva, 30, Nizhny Novgorod, 603950 (RU).

WO 2005/006205 A1

(54) Title: A METHOD OF EFFICIENT PERFORMANCE MONITORING FOR SYMMETRIC MULTI-THREADING SYSTEMS

(57) Abstract: Efficient performance monitoring for symmetric multi-threading systems is applicable to systems that have limited performance monitoring resources and enables efficient resource sharing on a per-execution unit basis. The performance monitoring unit being shared is programmed to reset its counter and to start performance monitoring operation if there is only one execution unit requesting this operation. In case there are several requests pending, an attempt is made to program the performance monitoring unit to collect performance data for a subset of execution units the hardware is capable to support. Upon a request to stop performance monitoring operation the previously allocated indicator may be removed, and the performance monitoring unit may be programmed to stop operating if there are no more active or pending requests. In case the performance monitoring was inactive for the current execution unit, this request may be discarded, and no performance data may be returned.

**A Method of Efficient Performance Monitoring for
Symmetric Multi-Threading Systems**

5 A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

10

BACKGROUND

1. FIELD

The present invention relates generally to performance measurement techniques
15 and, more specifically, to measurement of performance of an execution thread within a symmetric multi-threading (SMT) system.

2. DESCRIPTION

It is a general practice to increase the computational performance by organizing
20 parallel program execution. There are a number of methods to achieve this, including, but not limited to, out-of-order instruction execution, multiple data operands, shared memory multi-processor systems, distributed computations, and so forth. One of the popular and relatively inexpensive approaches is to combine multiple execution cores within one physical processor, or even provide separate execution state containers and control logic to share multiple processing units of a physical processor. The latter statement is applicable, for example, to the Hyper-Threading technology commercially available from Intel Corporation, which provides better utilization of various execution units incorporated in a processor.

Measurement of a processor's (program's) performance is one of the main tasks to
30 be solved when building an efficient computational system. For single processor systems, performance monitoring is a matter of correctly written software, given that the processor (or other hardware components) provides the necessary resources. The performance monitoring task may be more difficult for SMT systems: performance monitoring

hardware support may vary considerably, and the interaction between hardware and software parts of performance monitoring system becomes more complicated.

Possible difficulties that can arise include the lack of performance monitoring resources (e.g., performance counters) to monitor the activity of all processing units (e.g., logical threads or processors) within a physical package, and no hardware support of asynchronous and independent measurements performed on a per-thread (per-logical processor/unit) basis.

Therefore, a need exists for the capability to efficiently monitor the performance of multi-threading systems taking into account the possible lack of hardware resources.

10

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a diagram illustrating the dedication of hardware resources to execution threads according to an embodiment of the present invention;

Figure 2 is a flow diagram illustrating the initiation of the performance monitoring process according to an embodiment of the present invention; and

Figure 3 is a flow diagram illustrating the completion of the performance monitoring operation according to an embodiment of the present invention.

20

DETAILED DESCRIPTION

Embodiments of the invention described herein may be applicable to performance monitoring conducted on an execution thread basis within a symmetric multi-threading (SMT) system. One embodiment of the present invention may be used in a system built on Intel Corporation's Hyper-Threading (HT) technology to enable effective performance monitoring on a per logical processor basis.

Reference in the specification to "one embodiment" or "an embodiment" of the present invention means that a particular feature, structure or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase "in one embodiment" appearing in various places throughout the specification are not necessarily all referring to the same embodiment.

It is not always possible to provide independent hardware support for simultaneous monitoring of multiple execution threads or logical execution modules (e.g., logical processors for HT). Thus, many useful measurements can be performed for either all execution threads or for a specified subset, depending on a particular hardware implementation. Embodiments of the present invention relate to the case of limited performance monitoring resources and enable quasi-independent measurements for each execution thread or logical execution unit. That is, whenever a thread (logical unit) initiates measurements, the overall performance monitoring results are computed correctly, but the distribution of the results to any particular thread (logical unit) depends on a particular hardware implementation.

The following definitions may be useful in understanding embodiments of the present invention described herein.

A performance monitoring unit is a device (whether external, integrated, or a specific functional block within a primary unit) intended for measuring (monitoring) operational characteristics of a primary device (unit) or system.

An execution thread is a program to be executed by a processing unit (e.g., processor) independently and (if possible) concurrently with other programs, and the state of the processing unit (execution context) associated with such a program.

A logical execution unit is a specific processing unit that executes a program concurrently with other processing units, maintains a program execution state, and shares system resources with similar units within a primary processing unit.

One logical execution unit is supposed to run one execution thread (program) at a time. Therefore, for purposes of describing embodiments of the present invention there is no essential difference between the two terms. The methods described herein may be applicable to any processing system that may have performance monitoring resources shared between multiple processing units as well as multiple program threads as the latter are supported by hardware.

Hereinafter the term ‘execution unit’ denotes both an execution thread and a logical execution unit.

Figure 1 illustrates the structure of a performance monitoring unit (PMU) and three types of resource sharing that may occur in a symmetric multi-threading system. A PMU comprises counter logic 10, control logic 12, and execution unit indicator logic 14. In some embodiments, the execution unit indicator logic may be a part of the control logic. In

a system that supports multiple execution units (EUs) within a physical package and provides each EU with a separate PMU for any given performance monitoring functionality, all performance monitoring data may be collected independently and asynchronously on an EU's demand. There are, however, a number of systems with limited
5 PMU resources (e.g., Intel Corporation's Pentium4 processor with Hyper-Threading technology enabled) that need to be shared between multiple execution units. One of the examples of such sharing may be a system that has only one PMU that is capable of collecting performance data for either one or all execution units. The former case (one EU to be monitored) generally results in undercounting of performance data, while the latter
10 case will produce overcounted results. To handle both cases, a system that implements the present invention needs to emulate the execution unit indicators 16 for each EU by means of a request allocation as described below.

Most of the current state-of-the-art systems provide a capability to set up a PMU to collect performance data for a subset of execution units by furnishing additional EU-indicators 18. Typically, the number of additional EU-indicators equals the number of execution units within a package, otherwise, if the number of EU-indicators appears to be less, the above described single EU-indicator conditions hold true for this case.
15

The performance monitoring process is illustrated in Figures 2 and 3.

According to embodiments of the present invention, the performance monitoring is started or stopped upon a request from an execution unit. A system implementing the present method should be capable of maintaining the correct sequence of such requests, insuring that a stop request always follows a start request or establishing the start/stop correspondence in any other applicable manner, e.g., providing a nested request support or ignoring excessive requests. As the requests may appear simultaneously, a special arbitration step 20 may be used to guarantee the exclusive use of a PMU. Once exclusive execution is acquired, the start request is allocated at block 22, that is, a special table (provided for this purpose) or PMU (if supported by hardware) field may be filled with a value indicating that a request to start performance monitoring operation is pending for a specific execution unit. If there is only one request currently allocated, the PMU may be programmed at block 24 to start collecting performance monitoring data for the EU that allocated the request. At block 26, the PMU counter may be set to a predefined value if the hardware supports counter initialization; otherwise, the current counter value may be stored in a special memory area as an initial value and may be later subtracted from a final
20
25
30

value when the performance monitoring operation stops. In case there is more than one request already allocated, at block 28 the requesting EU may be added to the set of EUs the PMU currently collects performance data for if such a possibility is supported by the PMU's hardware (PMU has a free EU-indicator).

5 Thus, performance monitoring process starts, and one counter of one PMU accumulates performance data for all execution units as they request this operation.

To stop the operation for an EU, a stop request may be issued by this execution unit. The arbitration may be performed at block 100 to acquire exclusive processing of each stop request. Then, at block 102, the stop request may be removed from the special 10 table (see above) or PMU EU-indicator field (if supported by hardware). If there are no more requests allocated, the PMU may be programmed to stop collecting performance data at block 104. The final performance value may then be obtained at block 106. If there are requests from other EUs, active or pending, and the current EU belongs to the set of EUs 15 the PMU collects data for (i.e., the request is active), the PMU may be programmed at block 108 to stop collecting data for the current EU (if such a possibility is supported by the PMU's hardware). Then, one skilled in the art will recognize the option, based on the knowledge of a particular system architecture and hardware performance monitoring capabilities, of retrieving the final performance value at block 110, setting the initial value equal to the value retrieved or reprogramming the performance monitoring unit to start 20 counting from a predefined value if the retrieving and reprogramming procedures do not substantially affect performance monitoring results. Then, another EU needs to be selected at block 112 in order to be added to the set of EUs to accumulate data for at block 114. In case the current request is not within the set of active EUs (pending request, emulated by the EU-indicator 16), such a request may be discarded, and a zero or any predefined value 25 may be returned as the performance monitoring result at block 116 .

Thus, one embodiment of the present invention may be a system that collects performance monitoring data in one PMU counter for all execution units, and returns the performance monitoring results either each time all the EUs complete their operation, or each time a EU that happens to fall within a set of active EUs requests for completion. This 30 means that the data collected pertains to all EUs and the total value is computed correctly (except for the described above cases of no hardware support for EU indicators) but the distribution of the final values to the EUs is considered system dependent. Still, even this implementation dependent information on the performance data distribution may be useful,

because it reflects the real-time EU interaction features and may be useful for many other types of system performance analysis.

For an exemplary embodiment of the present invention implemented in Assembler language refer to Appendix A. The Assembler code is provided for the purpose of 5 illustration only and does not constitute a complete software performance monitoring system. Furthermore, one skilled in the art will recognize that embodiments of the present invention may be implemented in other ways and using other programming languages.

The techniques described herein are not limited to any particular hardware or 10 software configuration; they may find applicability in any computing or processing environment. The techniques may be implemented in logic embodied in hardware, software, or firmware components, or a combination of the above. The techniques may be implemented in programs executing on programmable machines such as mobile or stationary computers, personal digital assistants, set top boxes, cellular telephones and pagers, and other electronic devices, that each include a processor, a storage medium 15 readable by the processor (including volatile and non-volatile memory and/or storage elements), at least one input device, and one or more output devices. Program code is applied to the data entered using the input device to perform the functions described and to generate output information. The output information may be applied to one or more output devices. One of ordinary skill in the art may appreciate that the invention can be practiced 20 with various computer system configurations, including multiprocessor systems, minicomputers, mainframe computers, and the like. The invention can also be practiced in distributed computing environments where tasks may be performed by remote processing devices that are linked through a communications network.

Each program may be implemented in a high level procedural or object oriented 25 programming language to communicate with a processing system. However, programs may be implemented in assembly or machine language, if desired. In any case, the language may be compiled or interpreted.

Program instructions may be used to cause a general-purpose or special-purpose processing system that is programmed with the instructions to perform the operations 30 described herein. Alternatively, the operations may be performed by specific hardware components that contain hardwired logic for performing the operations, or by any combination of programmed computer components and custom hardware components. The methods described herein may be provided as a computer program product that may

include a machine readable medium having stored thereon instructions that may be used to program a processing system or other electronic device to perform the methods. The term “machine readable medium” used herein shall include any medium that is capable of storing or encoding a sequence of instructions for execution by the machine and that cause
5 the machine to perform any one of the methods described herein. The term “machine readable medium” shall accordingly include, but not be limited to, solid-state memories, optical and magnetic disks, and a carrier wave that encodes a data signal. Furthermore, it is common in the art to speak of software, in one form or another (e.g., program, procedure, process, application, module, logic, and so on) as taking an action or causing a
10 result. Such expressions are merely a shorthand way of stating the execution of the software by a processing system to cause the processor to perform an action or produce a result.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications
15 of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie within the spirit and scope of the invention.

20

25

30

APPENDIX A

© 2002 Intel Corporation

A code example to count the number of bus accesses from a Pentium⁴ processor

5 with Hyper-Threading technology enabled.

;;; a function to perform arbitration

syncHT proc near

;;; IN bh == Local APIC ID

;;; OUT eax -> spin lock flag

10 movzx eax,bh

shr eax,1

lea eax,[pml_sync_HT + eax]

call acquire_spin_lock

15 ret

syncHT endp

;;; a function to start counting

busproc_restart proc near

20 mov eax,1

cpuid

shr ebx,16

or bl,bl ;;; no HT when zero

jz no_HT

25 call syncHT

push eax

;;; read ESCR

xor eax,eax

xor edx,edx

30 mov ecx,msr_fsb_escr0

rdmsr

test bh,01h

jnz cpul

```

      ;;; executing on logical CPU0

cpu0:
      ;;; if Tx clear, program own CCCR to start counting
      5       ;;; eax[3..2] == T0
      ;;; eax[1..0] == T1
      test    eax,03h
      jnz     T1set
      mov     ecx,msr_fsb_escr0
      10      mov    eax,busproc_escr_mask2 OR busproc_escr_T0
              wrmsr
              ;;; clear the counter
              mov    eax,pml_initial_count
              mov    edx,pml_initial_count + 4
      15      and    edx,0ffh      ;;; 40-bit counters
              mov    ecx,msr_bpu_counter0
              wrmsr
              mov    ecx,msr_bpu_cccr0
              mov    eax,busproc_cccr_mask_PMI0
      20      wrmsr
              jmp    HT_exit

      ;;; else set T-own in ESCR

T1set:
      25      mov    ecx,msr_fsb_escr0
              or     eax,busproc_escr_mask2 OR busproc_escr_T0
              wrmsr
              jmp    HT_exit

      30      ;;; executing on logical CPU1

cpu1:
      ;;; if Tx clear, program own CCCR to start counting
      ;;; eax[3..2] == T0

```

```

;;; eax[1..0] == T1
test    eax,0ch
jnzb   T0set
mov     ecx,msr_fsb_escr0
5      mov     eax,busproc_escr_mask2 OR busproc_escr_T1
       wrmsr
       ;;; clear the counter
       mov     eax,pml_initial_count
       mov     edx,pml_initial_count + 4
10     and    edx,0ffh      ;;; 40-bit counters
       mov     ecx,msr_bpu_counter1
       wrmsr
       mov     ecx,msr_bpu_cccr1
       mov     eax,busproc_cccr_mask_PMI1
15     wrmsr
       jmp    HT_exit

       ;;; else set T-own in ESCR
T0set:
20     mov     ecx,msr_fsb_escr0
       or      eax,busproc_escr_mask2 OR busproc_escr_T1
       wrmsr
HT_exit:
25     pop    eax
       call   release_spin_lock
       ret
no_HT:
30     mov     eax,pml_initial_count
       mov     edx,pml_initial_count + 4
       and    edx,0ffh      ;;; 40-bit counters
       mov     ecx,msr_bpu_counter0
       wrmsr
       mov     ecx,msr_fsb_escr0

```

```

    mov    eax, busproc_escr_mask2 OR busproc_escr_T0
    wrmsr
    mov    ecx, msr_bpu_cccr0
    mov    eax, busproc_cccr_mask_PMI0
5      wrmsr
    ret
busproc_restart endp

```

```

;;; a function to stop counting and retrieve final value
10     busproc_freeze_read proc near
        ;;; OUT edx:eax = current count
        mov    eax, 1
        cpuid
        shr    ebx, 16
15     or     bl, bl  ;;; no HT when zero
        jz     no_HT
        call   syncHT
        push   eax
        ;;; read ESCR
20     xor    eax, eax
        xor    edx, edx
        mov    ecx, msr_fsb_escr0
        rdmsr
        test   bh, 01h
25     jnz   cpu1

```

```

;;; executing on logical CPU0
cpu0:
;;; if Tx clear, program own CCCR to stop counting
30     ;;; eax[3..2] == T0
        ;;; eax[1..0] == T1
        test   eax, 03h
        jnz   T1set

```

```

      ;;; stop counting
      mov    eax,busproc_cccr_stop_mask
      xor    edx,edx
      mov    ecx,msr_bpu_cccr0
      wrmsr
      5       ;;; clear ESCR
      mov    ecx,msr_fsb_escr0
      xor    eax,eax
      xor    edx,edx
      wrmsr
      10     ;;; read count into edx:eax
      mov    ecx,msr_bpu_counter0
      rdmsr
      jmp   HT_exit
      15     ;;; else
      T1set:
      ;;; clear T-own in ESCR
      and   eax,NOT busproc_escr_T0
      20     mov    ecx,msr_fsb_escr0
      wrmsr
      ;;; read own CCCR
      mov    ecx,msr_bpu_cccr0
      rdmsr
      25     test  eax,cccr_enabled
      jz    disabled0
      enabled0:
      ;;; program the other's CCCR
      mov    eax,pml_initial_count
      30     mov    edx,pml_initial_count + 4
      and   edx,0ffh      ;;; 40-bit counters
      mov    ecx,msr_bpu_counter1
      wrmsr

```

```

    mov    ecx,msr_bpu_cccr1
    mov    eax,busproc_cccr_mask_PMI1
    wrmsr
    ;;; stop counting
5     mov    eax,busproc_cccr_stop_mask
    xor    edx,edx
    mov    ecx,msr_bpu_cccr0
    wrmsr
    ;;; read count into edx:eax
10    mov    ecx,msr_bpu_counter0
    rdmsr
    jmp    HT_exit

```

disabled0:

```

15    ;;; return zero count
    xor    edx,edx
    xor    eax,eax
    jmp    HT_exit

```

20 ;;; executing on logical CPU1

cpu1:

;; if Tx clear, program own CCCR to stop counting

;; eax[3..2] == T0

;; eax[1..0] == T1

25 test eax,0ch

jnz T0set

;; stop counting

mov eax,busproc_cccr_stop_mask

xor edx,edx

30 mov ecx,msr_bpu_cccr1

wrmsr

;; clear ESCR

mov ecx,msr_fsb_escr0

```

      xor    eax,eax
      xor    edx,edx
      wrmsr
      ;;; read count into edx:eax
5       mov    ecx,msr_bpu_counter1
      rdmsr
      jmp    HT_exit

      ;;; else
10      T0set:
      ;;; clear T-own in ESCR
      and    eax,NOT busproc_escr_T1
      mov    ecx,msr_fsb_escr0
      wrmsr
15      ;;; read own CCCR
      mov    ecx,msr_bpu_ccr1
      rdmsr
      test   eax,cccr_enabled
      jz    disabled1

20      enabled1:
      ;;; program the other's CCCR
      mov    eax,pml_initial_count
      mov    edx,pml_initial_count + 4
      and    edx,0ffh      ;;; 40-bit counters
25      mov    ecx,msr_bpu_counter0
      wrmsr
      mov    ecx,msr_bpu_ccr0
      mov    eax,busproc_ccr_mask_PMI0
      wrmsr

30      ;;; stop counting
      mov    eax,busproc_ccr_stop_mask
      xor    edx,edx
      mov    ecx,msr_bpu_ccr1

```

```
wrmsr  
    ;;; read count into edx:eax  
    mov    ecx,msr_bpu_counter1  
    rdmsr  
5     jmp    HT_exit
```

```
disabled1:  
    ;;; return zero count  
    xor    edx,edx  
10    xor    eax,eax
```

```
HT_exit:  
    xchg   eax,[esp]  
    call    release_spin_lock  
15    pop    eax  
    ret
```

```
no_HT:  
    ;;; stop counting  
20    mov    eax,busproc_ccr_stop_mask  
    xor    edx,edx  
    mov    ecx,msr_bpu_ccr0  
    wrmsr  
    ;;; clear ESCR  
25    mov    ecx,msr_fsb_escr0  
    xor    eax,eax  
    xor    edx,edx  
    wrmsr  
    ;;; read count into edx:eax  
30    mov    ecx,msr_bpu_counter0  
    rdmsr  
    ret  
busproc_freeze_read    endp
```

CLAIMS

What is claimed is:

1. In a system that shares performance monitoring units between multiple

5 execution units, a method comprising:

receiving a request from an execution unit to at least one of start and stop
performance monitoring operation;

maintaining a correct sequence of requests to start and stop performance monitoring
operation;

10 performing arbitration to acquire exclusive execution for one of a plurality of
request initiators;

allocating a request to start performance monitoring operation;

determining a number of allocated requests to start performance monitoring
operation;

15 initiating performance monitoring operation;

removing a request to start performance monitoring operation;

determining an active mode of performance monitoring operation; and

completing performance monitoring operation.

2. The method of claim 1, wherein maintaining the correct sequence of

20 requests comprises ensuring that the stop request follows the start request for the same
execution unit, and additional requests are ignored.

3. The method of claim 1, wherein allocating the request comprises indicating
to the system that a request to start performance monitoring operation is pending for a
specific execution unit.

25 4. The method of claim 1, wherein allocating the request and initiating of
performance monitoring operation are performed if a request to start performance
monitoring operation was received.

5. The method of claim 1, wherein removing the request comprises indicating
to the system that no request to start performance monitoring operation is pending for the
30 current execution unit.

6. The method of claim 1, wherein removing the request, determining active
mode, and completing of performance monitoring operation are performed if a request to
stop performance monitoring operation was received.

7. The method of claim 1, wherein initiating performance monitoring operation comprises programming the performance monitoring unit to start collecting performance data for the execution unit that requested said operation if no other request was previously allocated.

5 8. The method of claim 7, further comprising at least one of setting an initial performance value to the current value of performance monitoring unit counter and setting the initial performance value and the performance monitoring unit counter to a predefined value.

10 9. The method of claim 1, wherein initiating performance monitoring operation further comprises programming the performance monitoring unit to start collecting performance data for the execution unit that requested said operation, in addition to collecting performance data of other execution units which previously requested said operation if there are other requests previously allocated.

15 10. The method of claim 1, wherein determining the active mode of performance monitoring operation comprises detecting whether programming of performance monitoring unit was performed for the execution unit that requested to stop performance monitoring operation.

20 11. The method of claim 1, wherein completing performance monitoring operation comprises retrieving final performance data and programming the performance monitoring unit to stop collecting of performance data if no other requests for the performance monitoring unit are allocated.

25 12. The method of claim 1, wherein completing performance monitoring operation further comprises programming the performance monitoring unit to stop collecting of performance data for the execution unit that requested said operation, if there are other requests previously allocated and the performance monitoring unit was in active mode for the execution unit.

30 13. The method of claim 12, further comprising retrieving current performance data, setting the initial performance value equal to the value retrieved or reprogramming the performance monitoring unit to start counting from a predefined value and setting the initial performance value equal to the predefined value.

14. The method of claim 12, further comprising:

selecting another execution unit;

programming the performance monitoring unit to start collecting performance data for the selected execution unit.

15. The method of claim 14, wherein selecting another execution unit comprises selecting, by external means, of a request previously allocated by another execution unit and determining the execution unit that allocated said request.

16. The method of claim 14, wherein programming the performance monitoring unit further comprises enabling performance data collection for the selected execution unit in addition to performance data of other execution units which previously requested said operation.

10 17. An article comprising: a machine accessible medium having a plurality of machine readable instructions, wherein when the instructions are executed by a processor, the instructions provide for sharing of performance monitoring units between multiple execution units by:

receiving a request from an execution unit to at least one of start and stop
15 performance monitoring operation;

maintaining a correct sequence of requests to start and stop performance monitoring operation;

performing arbitration to acquire exclusive execution for one of a plurality of request initiators;

20 allocating a request to start performance monitoring operation;

determining a number of allocated requests to start performance monitoring operation;

initiating performance monitoring operation;

removing a request to start performance monitoring operation;

25 determining an active mode of performance monitoring operation; and

completing performance monitoring operation.

18. The article of claim 17, wherein instructions for maintaining the correct sequence of requests comprise instructions for ensuring that the stop request follows the start request for the same execution unit, and additional requests are ignored.

30 19. The article of claim 17, wherein instructions for allocating the request comprise instructions for indicating to the system that a request to start performance monitoring operation is pending for a specific execution unit.

20. The article of claim 17, wherein instructions for allocating the request and initiating of performance monitoring operation are executed if a request to start performance monitoring operation was received.

5 21. The article of claim 17, wherein instructions for removing the request comprise instructions for indicating to the system that no request to start performance monitoring operation is pending for the current execution unit.

22. The article of claim 17, wherein instructions for removing the request, determining active mode, and completing of performance monitoring operation are executed if a request to stop performance monitoring operation was received.

10 23. The article of claim 17, wherein instructions for initiating performance monitoring operation comprise instructions for programming the performance monitoring unit to start collecting performance data for the execution unit that requested said operation if no other request was previously allocated.

15 24. The article of claim 23, further comprising instructions for at least one of setting an initial performance value to the current value of a performance monitoring unit counter and setting the initial performance value and the performance monitoring unit counter to a predefined value.

20 25. The article of claim 17, wherein instructions for initiating of performance monitoring operation further comprise instructions for programming the performance monitoring unit to start collecting performance data for the execution unit that requested said operation, in addition to performance data of other execution units which previously requested said operation if there are other requests previously allocated.

25 26. The article of claim 17, wherein instructions for determining the active mode of performance monitoring operation comprise instructions for detecting whether programming of performance monitoring unit was performed for the execution unit that requested to stop performance monitoring operation.

30 27. The article of claim 17, wherein instructions for completing performance monitoring operation comprise instructions for retrieving final performance data and programming the performance monitoring unit to stop collecting of performance data if no other requests for the performance monitoring unit are allocated.

28. The article of claim 17, wherein instructions for completing performance monitoring operation further comprise instructions for programming the performance monitoring unit to stop collecting of performance data for the execution unit that requested

said operation, if there are other requests previously allocated and the performance monitoring unit was in active mode for the current execution unit.

29. The article of claim 28, further comprising instructions for retrieving current performance data, setting the initial performance value equal to the value retrieved or reprogramming performance monitoring unit to start counting from a predefined value and setting the initial performance value equal to the predefined value.

30. The article of claim 28, further comprising instructions for:

selecting another execution unit;

programming the performance monitoring unit to start collecting of performance data for the selected execution unit.

31. The article of claim 30, wherein instructions for selecting another execution unit comprise instructions for selecting, by external means, of a request previously allocated by another execution unit and determining the execution unit that allocated said request.

32. The article of claim 30, wherein instructions for programming the performance monitoring unit further comprise instructions for enabling performance data collection for the selected execution unit in addition to performance data of other execution units which previously requested said operation.

33. A system that shares performance monitoring units between multiple execution units comprising:

logic to receive a request from an execution unit to at least one of start and stop performance monitoring operation;

logic to maintain a correct sequence of requests to start or stop performance monitoring operation;

logic to perform arbitration to acquire exclusive execution for one of a plurality of request initiators;

logic to allocate a request to start performance monitoring operation;

logic to determine a number of allocated requests to start performance monitoring operation;

logic to initiate performance monitoring operation;

logic to remove a request to start performance monitoring operation;

logic to determine an active mode of performance monitoring operation; and

logic to complete performance monitoring operation.

34. The system of claim 33, wherein logic to maintain a correct sequence of requests comprises logic to ensure that the stop request follows the start request for the same execution unit, and additional requests are ignored.

5 35. The system of claim 33, wherein logic to allocate the request comprises logic to indicate to the system that a request to start performance monitoring operation is pending for a specific execution unit.

36. The system of claim 33, wherein logic to allocate the request and initiate performance monitoring operation is activated if a request to start performance monitoring operation was received.

10 37. The system of claim 33, wherein logic to remove the request comprises logic to indicate to the system that no request to start performance monitoring operation is pending for the current execution unit.

15 38. The system of claim 33, wherein logic to remove the request, determine active mode, and complete performance monitoring operation is activated if a request to stop performance monitoring operation was received.

39. The system of claim 33, wherein logic to initiate performance monitoring operation comprises logic to program the performance monitoring unit to start collecting performance data for the execution unit that requested said operation if no other request was previously allocated.

20 40. The system of claim 39, further comprising logic to at least one of set an initial performance value to the current value of a performance monitoring unit counter and set the initial performance value and the performance monitoring unit counter to a predefined value.

25 41. The system of claim 33, wherein logic to initiate performance monitoring operation further comprises logic to program the performance monitoring unit to start collecting performance data for the execution unit that requested said operation, in addition to performance data of other execution units which previously requested said operation if there are other requests previously allocated.

30 42. The system of claim 33, wherein logic to determine the active mode of performance monitoring operation comprises logic to detect whether programming of performance monitoring unit was performed for the execution unit that requested to stop performance monitoring operation.

43. The system of claim 33, wherein logic to complete performance monitoring operation comprises logic to retrieve final performance data and to program the performance monitoring unit to stop collecting of performance data if no other requests for the performance monitoring unit are allocated.

5 44. The system of claim 33, wherein logic to complete performance monitoring operation further comprises logic to program the performance monitoring unit to stop collecting performance data for the execution unit that requested said operation, if there are other requests previously allocated and the performance monitoring unit was in the active mode for the current execution unit.

10 45. The system of claim 44, further comprising logic to retrieve current performance data, to set the initial performance value equal to the value retrieved or to reprogram performance monitoring unit to start counting from a predefined value and set the initial performance value equal to the predefined value.

46. The system of claim 44, further comprising:

15 logic to select another execution unit;
logic to program the performance monitoring unit to start collecting performance data for the selected execution unit.

47. The system of claim 46, wherein logic to select another execution unit comprises logic to select, by external means, a request previously allocated by another execution unit and to determine the execution unit that allocated said request.

20 48. The system of claim 46, wherein logic to program the performance monitoring unit further comprises logic to enable performance data collection for the selected execution unit in addition to performance data of other execution units which previously requested said operation.

1/3






FIG. 1

2/3




FIG. 2

3/3




FIG. 3

INTERNATIONAL SEARCH REPORT

International application No.
PCT/RU 2003/000306

A. CLASSIFICATION OF SUBJECT MATTER

G06F 15/16, G05B 19/18, G06F 7/00, H04L 12/26

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification) G06F 15/00, 15/16, 15/163, 15/177, 15/80, 15/82, 7/00, 7/38, 9/00, 9/06, 9/30, 9/315, 13/00, G05B 19/00, 19/02, 19/18, 19/418, H04L 12/00, 12/26, 12/28, 12/40, 12/403, H04Q 5/00

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched:

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No
A	US 2003/0012136 A1 (ERIK WALLS) Jan. 16, 2003	1-48
A	WO 2001/020918 A2 (MERCURY INTERACTIVE CORPORATION) 22. 03. 2001	1-48
A	US 6069875 A (ALCATEL USA SOURCHING, L. P.) May 30, 2000	1-48
A	RU 2121709 C1 (VOENNAYA AKADEMIYA SVYAZI) 10.11.1998	1-48

Further documents are listed in the continuation of Box C.

See patent family annex

* Special categories of cited documents:	"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention
"A" document defining the general state of the art which is not considered to be of particular relevance	"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone
"E" earlier document but published on or after the international filing date	"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art
"L" document which may throw doubts on prior claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)	"&" document member of the same patent family
"O" document referring to an oral disclosure, use, exhibition or other means	
"P" document published prior to the international filing date but later than the priority date claimed	

Date of the actual completion of the international search report 11 March 2004 (11. 03. 2004)	Date of mailing of the international search report 25 March 2004 (25. 03. 2004)
--	--

Name and mailing address of the ISA/RU FIPS Russia, 123995, Moskva, G-59, GSP-5 Berezhkovskaya nab., 30-1	Authorized officer O. Krysanova
---	--

Faxsimile No.	Telephone No. (095)240-25-91
---------------	------------------------------